Published
IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.
PUBLISHED
IEC 63011-1:2018 ED1
60.60
Standard published
Nov 28, 2018
Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology
60.60 Standard published