IEC 60821:1991 ED2

VMEbus - Microprocessor system bus for 1 byte to 4 byte data

Publication date: Dec 17, 1991

General information

Current stage: 60.60 Effective date: Dec 17, 1991

Originator: IEC

Owner: ISO/IEC JTC 1/SC 25

Type: International Standard

ICS: 31.080.01 35.2 35.16

Languages: English French

Buying

Status: Published

PDF - ALL 39,574

Paper - ALL 39,574

CD - ALL 39,574

Language

Language in which you want to receive the document.

Scope

Describes a high-performance backplane bus for use in microprocessor bases systems. This parallel bus supports single- and block-transfer cycles on a 32-bit non-multiplexed address and data highway. Transmission is governed by an asynchronous handshaken protocol. The bus allocation provides for multiprocessor architectures. This bus also supports inter-module interrupts for facilitating quick response to internal and external events. The mechanics of the boards and chassis are based on IEC 60297. Note: -1.This bus is similar to the VME bus. 2.For the price of this publication, please consult the ISO/IEC price-code list.

Life cycle

PREVIOUSLY

Revises
iec:proj:1000001721

NOW

PUBLISHED
IEC 60821:1991 ED2
60.60 Standard published
Dec 17, 1991

CORRIGENDA / AMENDMENTS

Amended by
IEC 60821:1991/AMD1:1999 ED2

Preview

Only informative sections of projects are publicly available. To view the full content, you will need to members of the committee. If you are a member, please log in to your account by clicking on the "Log in" button.